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Abstract. In an overview of Horizontal Current Bipolar Transistor (HCBT) 
technology, the state-of-the-art integrated silicon bipolar transistors are described 
which exhibit fT and fmax of 51 GHz and 61 GHz and fTBVCEO product of 173 GHzV that 
are among the highest-performance implanted-base, silicon bipolar transistors. HBCT 
is integrated with CMOS in a considerably lower-cost fabrication sequence as 
compared to standard vertical-current bipolar transistors with only 2 or 3 additional 
masks and fewer process steps. Due to its specific structure, the charge sharing effect 
can be employed to increase BVCEO without sacrificing fT and fmax. Moreover, the 
electric field can be engineered just by manipulating the lithography masks achieving 
the high-voltage HCBTs with breakdowns up to 36 V integrated in the same process 
flow with high-speed devices, i.e. at zero additional costs. Double-balanced active 
mixer circuit is designed and fabricated in HCBT technology. The maximum IIP3 of 
17.7 dBm at mixer current of 9.2 mA and conversion gain of -5 dB are achieved. 
Key words: BiCMOS technology, Bipolar transistors, Horizontal Current Bipolar 
Transistor, Radio frequency integrated circuits, Mixer, High-voltage 
bipolar transistors. 
1. INTRODUCTION 
In the highly competitive wireless communication markets, the RF circuits and 
systems are fabricated in the technologies that are very cost-sensitive. In order to 
minimize the fabrication costs, the sub-10 GHz applications can be processed by using the 
high-volume silicon technologies. It has been identified that the optimum solution might 
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Abstract. In this work we propose several ways of the CMOS implementation of a 
circuit for the multiplication of matrices. We mainly focus on parallel and asynchronous 
solutions, however serial and mixed approaches are also discussed for the comparison. 
Practical applications are the motivation behind our investigations. They include fast 
Kalman filtering commonly used in automotive active safety functions, for example. 
In such filters, numerous tim -consuming perations o  matrices are perform d. An 
addi ional problem is the growing amount of data to be processed. It results from the
growing number of sen ors in the vehicle as fully auto omous driving is d vel p d.
Software solutions may prov  themselves to be insuffucient in the nearest future. That 
is why hardware coprocessors are in the area of our interests as they could take over 
some of the ost time-consuming operations. The paper presents possible solutions, 
tailored to specific problems (sizes of multiplied matrices, number of bits in signals, 
etc.). The estimates of the performance made on the basis of selected simulation 
and measurement results show that multiplication of 3×3 matrices wit  dat  rate of 
20  100 MSps is achiev ble in the CMOS 130 nm technology.
Key words: Matrix multiplication, Parallel circuits, asynchronous solutions, Kalman 
filter, automotive applications, CMOS.
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NBA = NBM+ log2K + d,
d K ∈
2· a b
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NSclk = NBI · k.
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0 · bn,1 + 21 · bn,2 + 22 · bn,3 + · · ·+ 2L−1 · bn,L,
bn,l bn,1 bn,L
[c] = 20 · a1 · b1,1 + 21 · a1 · b1,2 + · · ·+ 2L−1 · a1 · b1,L
20 · a2 · b2,1 + 21 · a2 · b2,2 + · · ·+ 2L−1 · a2 · b2,L
. . .
20 · aM · bN,1 + 21 · aM · bN,2 + · · ·+ 2L−1 · aM · bN,L
[c] = 20 · (a1 · b1,1 + a2 · b2,1 + · · ·+ aM · bN,1)+
21 · (a1 · b1,2 + a2 · b2,2 + · · ·+ aM · bN,2)+
22 · (a1 · b1,3 + a2 · b2,3 + · · ·+ aM · bN,3)+
· · ·+
2L−1 · (a1 · b1,L + a2 · b2,L + · · ·+ aM · bN,L)
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2l
[c] = (a1 · b1,1 + a2 · b2,1 + · · · + aM · bN,1) 0+
(a1 · b1,2 + a2 · b2,2 + · · · + aM · bN,2) 1+
(a1 · b1,3 + a2 · b2,3 + · · · + aM · bN,3) 2+
· · ·+
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K · (5 + 20)
fS =
1
K · 16 · 20
K = 16 fP = 2.5 fS = 0.195
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